Attorney's Docket No.: 09464-010001



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Art Unit: 2838

Examiner: Shawn Riley

Applicant: Marco Zuniga et al.

Patent No.: 6,400,126 B1

Issue Date: June 4, 2002

Serial No.: 09/475,713

: December 30, 1999 Filed

Title : SWITCHING REGULATOR WITH MULTIPLE POWER TRANSISTOR

DRIVING VOLTAGES

Certificate

Certificate of Correction Branch Commissioner for Patents Washington, DC 20231

MAY 0 8 2003

of Correction

TRANSMITTAL OF REQUEST FOR CERTIFICATE OF CORRECTION

Applicant hereby requests that a certificate of correction be issued for the above patent in accordance with the attached request.

One or more of the errors sought to be corrected were made by applicant and a check for \$100 is enclosed to cover the required fee of 37 CFR §1.20(a).

Please apply any charges or credits to Deposit Account No. 06-1050.

Respectfully submitted,

Reg. No. 34,609

Fish & Richardson P.C. 500 Arguello Street, Suite 500 Redwood City, California 94063 Telephone: (650) 839-5070

6400126

Facsimile: (650) 839-5071

50140056.doc

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

Date of Deporti

Signature

Typed or Printed Name of Person Signing Certificate

05/05/2003 DEMMANU2 00000009 061050 01 FC:1811 100.00 CH

Staple Here Only

Printer's Trim Line –

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT No.

: 6,400,126 B1

DATED

: JUNE 4, 2002

Inventor(S)

: MARCO A. ZUNIGA AND CHARLES NICKEL


It is certified that an error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

column 6, line 19, change "PMOS transistor 40" to --NMOS transistor 42--; line 22, change "NMOS" to --PMOS--; line 26 change "PMOS" to --NMOS--; line 30, change "T₂" to --T₁--; line 31, change "68" to --58--; and line 32, change "T₁" to --T₂-- and change "58" to --68--.

In-claim 14, line 1, after "first" insert --gate--; line 2, after "second" insert --gate--.

In Sheet 1 of the drawings, FIG._1, element 40 should show a PMOS symbol and element 42 should show an NMOS symbol.

In Sheet 1 of the drawings, FIG. 4 should appear as follows:



MAILING ADDRESS OF SENDER:

PATENT No.

6,400,126 B1 No. of add'l copies @ 50¢ per page

Two (2)

David J. Goren Fish & Richardson P.C. 500 Arguello Street, Suite 500 Redwood City, California 94063

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6,400,126 B1

Page 1 of 1

.20.

DATED : June 4, 2002

INVENTOR(S) : Marco A. Zuniga and Charles Nickel

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 6,

Line 19, change "PMOS transistor 40" to -- NMOS transistor 42 --;

Line 22, change "NMOS" to -- PMOS --;

Line 26, change "PMOS" to -- NMOS --;

Line 30, change " T_2 " to -- T_1 --;

Line 31, change "68" to -- 58 --;

Line 32, change " T_1 " to -- T_2 --; and change "58" to -- 68 --.


Column 8,

Line 43, after "first" insert -- gate --;

Line 44, after "second" insert -- gate --.

In Sheet 1 of the drawings, FIG._1, element 40 should show a PMOS symbol and element 42 should show an NMOS symbol.

In Sheet 1 of the drawings, FIG._4 should appear as follows:



Signed and Sealed this

Fifth Day of August, 2003

En Perfec

JAMES E. ROGAN
Director of the United States Patent and Trademark Office